Abstract-In this paper, we address on equivalence checking of integer multipliers, especially for the multipliers without structure similarity. Our approach is based on Hamaguchi's backward substitution method with the following improvements: (1) automatic identification of components to form proper cut points and thus dramatically improve the backward substitution process, (2) a layered-backward substitution algorithm to reduce the number of substitutions, and (3) Multiplicative Power Hybrid Decision Diagrams(*PHDDs) as our word-level representation rather than *BMD in Hamaguchi's approach. Experimental results show that our approach can efficiently check the equivalence of two integer multipliers. To verify the equivalence of a ¢ ¡ ¤ £ ¥ ¢ ¡ array multiplier versus a ¢ ¡ ¤ £ ¥ ¦ ¡ Wallace tree multiplier, our approach takes about 57 CPU seconds using 11 Mbytes, while Stanion's approach took 21027 seconds using 130 MBytes. We also show that the complexity of our approach is upper bounded by § © , where is the word size, but our experimental results show that the complexity of our approach grows cubically § © .
I. INTRODUCTION
The practical motivation for study in this area is the high and increasing cost of correcting design errors in VLSI technologies. Design Errors or Bugs cost money, especially the hardto-find bugs that surface late in the design cycle, that delay a product launch, or that require a massive product recall. For example, the Intel Pentium division bug [7] in 1994 demonstrated how important it is to catch errors early in the design cycle. This error cost Intel $475 million to recall the chips in the field. This bug was not covered by the one trillion test vectors used for this processor [6] . On May 10, 2000, a bug in Intel 820 chip set is reported and cost the company $200 millions of dollars to recall the chips [11] . These bugs demonstrated the inadequacy of simulation or emulation approaches to fully validate circuits, and the importance as well as the emergency need of formal verification approach to verify circuits.
Multipliers are widely used in current designs such as processors, digital signal processors (DSPs), graphic chip sets, etc. A bug in a chip with multiplier designs will cause the chips to be recall and thus cost a lot of money, similar to Intel's cases. Recently, designers are more careful to validate their new and This work was supported in part by Synopsys Inc. and the National Science Council, R. O.C., under contract no. NSC89-2215-E009-062.
improved designs by using equivalence checking tools to compare them against their reference designs. Many CAD vendors offer equivalence checking tools for design verification. For example, the popular equivalence checking tools are Formality from Synopsys, Tuxedo-LEC from Verplex and Design Verify from Avati. These tools performs logic equivalence checking of two circuits based the mixed approaches of functional and structural methods. In general, theses tools are very successful, even on multipliers, as long as the implementation circuits and the reference circuits have large structure similarity. Unfortunately, multipliers with different architectures do not provide enough structure similarity to allow verification using these tools. Based on our knowledge about these tools, they can not handle large complex arithmetic circuits with very little structural similarity such as multipliers with different design architecture. Thus, there is an emergence need to have an approach to check the equivalence of two multipliers.
Most of previous researches focused on verifying the correctness of integer multipliers based on Bit-level representations such as Binary Decision Diagrams (BDDs) [2] or wordlevel representations such as Multiplicative Binary Moment Diagrams (*BMDs) [4] , etc. Bryant [3] has shown that the size of BDDs for multiplication grows exponentially with respect to the number of inputs regarding to any variable ordering. Yang et. al reported that the number of BDD nodes to represent integer multiplication grows exponential at a factor of about 2.87 per bit of word size [13] . For a 16-bit multiplier, building the BDDs for the output bits requires about 3.8GB memory on a 64-bit machine (i.e. 1.9GB on a 32-bit machine). Jain et al [9] have used Indexed Binary Decision Diagrams (IBDDs) to verify several multiplier circuits. They were able to verify C6288 (a 16-bit multiplier) in 22 minutes of CPU time. They were also able to verify a multiplier using Booth encoding, but this required almost 4 hours of CPU time and generated over 1 million vertices in the graphs. Stanion [12] has proposed a implicit verification method for verifying structurally dissimilar arithmetic circuits. Rather than trying to prove that two outputs are equivalent, they tried to find an implication of the form 130 MBytes.
The drawbacks of the bit-level approaches are the BDD explosion problem and the need of complex expected Boolean functions, which are difficult to be given. To overcome these drawbacks, Multiplicative Binary Moment Diagrams (*BMDs) [4] are proposed to provide a compact representation for these integer encodings and operations. A *BMD-based hierarchical approach was also proposed to verify integer multipliers. Using sub-specifications for subcomponents, this approach can handle extremely large multipliers with reasonable computational requirements. However, it requires users to partition the circuits into subcomponents. To overcome this constraint, Hamaguchi et al. [8] proposed a backward substitution method to construct *BMDs directly from circuit descriptions without any high level information. The main idea of their approach is to construct *BMDs starting from the primary outputs with assigned variables and then backwardly substitute the variable in the *BMDs with the function obtained from the circuits for each logic gate until the *BMDs only depend on the primary input variables. Based on their experimental results, the complexity of their approach grows
with respect to the word size & and it takes about 10263 seconds to complete the construction of *BMDs for a 64 2 64 multiplier. In this paper, we address on equivalence checking of integer multipliers, especially for the multipliers without structure similarity. Our approach is based on Hamaguchi's backward substitution method [8] with the following improvements: (1) automatic identification of components to form proper cut points and thus dramatically improve the backward substitution process, (2) a layered-backward substitution algorithm to reduce the number of substitutions, and (3) Multiplicative Power Hybrid Decision Diagrams(*PHDDs) [5] as our word-level representation rather than *BMD in Hamaguchi's approach.
Experimental results show that our approach can efficiently check the equivalence of two integer multipliers. To verify the equivalence of a Wallace tree multiplier, our approach takes about 57 CPU seconds using 11 Mbytes, while Stanion's approach took 21027 seconds using 130 MBytes. We also show that the complexity of our approach is upper bounded by
& is the word size, but our experimental results show that the complexity of our approach grows cubically
II. INTEGER MULTIPLIER ARCHITECTURE
The integer multiplier is mainly divided into two portions: partial product generation to generate the partial product vectors for two operands and B and sum of vectors to add up the partial product vector as shown in Figure 1 . Usually, the partial products are generated by Bit-Pair or Booth Recoding Algorithm [1] . Given two operands and B , where is the multiplier word in the form:
, and B is the multiplicand in the form:
-bit vectors as follows:
. The second partial product generation approach is the Booth Recoding Algorithm [1] . Based on the radix number, this technique groups several bits in the operand at a time together with another operand B to generate one partial product vector. To generate all partial product vectors, the operand will be partitioned into several groups and adjacent groups share one common bit. After the partial product vectors are generated, they are added together to form the total product based on the arrangement of the adders. There are many variation approaches to perform the summation of partial product vectors. In these approaches, there are component components, 1-bit full adder and half adder, to be used in this part of circuits. Two common approaches are array multiplier and Wallace tree.
III. *PHDD PRELIMINARY
Multiplicative Power Hybrid Decision Diagrams (*PHDDs) [5] is proposed to represent functions that map Boolean vectors to integer or floating point values. *PHDDs use three decompositions as expressed in the following Equation 1:
is the partial derivative of with respect to In [5] , experimental results showed that *PHDD is at least five times faster than *BMDs to verify integer multipliers. Readers refer to ) [5] for more details of *PHDD, due to the space limitation.
IV. OUR VERIFICATION APPROACH
Let us formally define the problem: Given two integer multipliers with different architectures in gate-level netlist format, the task is to check whether these two circuits are equivalent. Figure 3 illustrates schematically our approach to verify two multiplier circuits whether they are equivalent. First, for each circuit, an component identification algorithm is perform to automatically find expected components such as Booth recoding, 1-bit adder, etc. Then, these components will be sorted to form several cut lines according to their connectivity. Thus, the circuit is partitioned into several portions by these cut lines. After that, each signal in these cut lines, including the primary outputs, are assigned to a BDD variable. Based on the encoding, *PHDDs is constructed to represent the word-level function © of primary outputs in terms of output variables. Then, Layered-backward substitution algorithm is applied on © recursively from the outputs toward the inputs, to construct the *PHDDs in term of input variables only. The above procedure is applied twice, one on implementation circuit and another on the reference circuits, to get two *PHDDs. Thus, the equivalence of two circuits can be checked by comparing whether two *PHDDs are equal or not. If not, a counterexample is generated to point out the difference of two circuits.
A. Component Identification
After reading and flattening the circuits, the first step is to perform component identification and mark the outputs of these component as cut points. Based on our observation, the proper cut points are the output of partial product generation and the outputs of 1-bit adders. Thus, the components we want to identify are the partial product generation and 1-bit adder cells in the sum-of-vectors part of integer multipliers.
In order to identify a component whether it implements the expected functions, we incorporate a BDD symbolic simulator to simulate circuit and then compare the BDDs in the cir- Figure 4 show our algorithm to identify the components we want. First, we identify the components of partial product generation, according to the partial product rules. Currently, we implemented three algorithms,
and B x v t 7 E x á , to identify three types of partial product generation circuits, Booth recoding based on Radix-4, Booth recoding based on Radix-2 and Bit-Pair, respectively. Procedure
is called to detect whether the circuit use Booth Radix-4 recoding method to generate partial products and returns the set of cut points, if detected. If it is not based on Booth Radix-4 recoding method, procedure
and B x v t 7 E x á are applied in the order. If these three algorithms can not detect the partial product generations, the empty set is returned and the verification process will be aborted.
After the partial products are identified, the next task is to identify 1-bit full and half adders, shown in lines 7 to 15 in Figure 4 . It first try to identify 1-bit full adder, and then try to identify 1-bit half adder. If both are not found, it exits the while loop; Otherwise, it deletes the inputs of the adder from the cut point set e s ã , and adds the outputs to the sets 
B. Layered-Backward Substitution Approach
After the proper cut lines are found, we construct the overall function of the circuit by the layered-backward substitution method using *PHDDs as our word-level representation. To perform backward substitution method for constructing *PHDDs of integer multipliers, variables
are assigned to the outputs of integer multiplier. Based on the given encoding (e.g., unsigned encoding), *PHDDs for wordlevel function
) is constructed in terms of these variables. Proof: For the sum-and carry-output based on functional argument, we get the following functions:
Algorithm
by expressing the boolean operations¨and , by integer addition, subtraction and multiplication, i.e., 
is a terminal node and the call to multiplication operation ends immediately. Since
is in SOV, too, and n is of constant size, the addition is bounded by
. The *PHDD after this substitution can be seen in Figure 7 for a variable order , we get an overall time bound of å T S f
. Combining Theorem 4.1, 4.2 and 4.3, we conclude that the complexity of our approach is bounded by
VI. EXPERIMENTAL RESULTS
We have implemented our approach in C using CUDD and *PHDD packages. To check the equivalence of two multipliers, both circuits pass same path from parsing and flattening procedure to layered-backward substitution procedure and then compare against each other. If they are equivalent, then it report that implementation circuit is correct; Otherwise it generates counterexamples for modifying the differences between them. We first measure the efficiency of our backward *PHDD construction for different integer multipliers. Our experiments are performed on Sun UltraSparc60 (450MHz). Table I shows that the CPU time (second) and used memory (MBytes) for the construction of *PHDDs of multiplier circuits sized from 4-bit to 64-bit using different architectures. Mult A is based on bit-pair and array multiplier. Mult B is based on Bit-Pair and Wallace-tree multiplier. Mult C is based on Booth-Radix4 and Wallace-tree Multiplier. Note that its CPU time grows near cubically with the word size and its memory grows linearly with the word size. Compared with Hamaguchi's backward substitution [8] , our approach took 284 seconds for a 64-bit multiplier, while their approach took 10263 seconds. Note that the CPU time of their approach is bounded by Our system is applied to verify the equivalence of two multipliers using different architectures. Table II shows our experimental results for the equivalence checking of array and Wallace tree multipliers based on same Bit-Pair partial product generation. From Table II , we can see that the amount memory required tripled at most for each double bits in the multipliers. Moreover, the CPU time is approximately that we added up the times for constructing *PHDDs of two circuits separately. Compared with Stanion's approach [12] , we have been able to verify a Wallace tree multiplier in 57 seconds, while his approach took about 21027 seconds. Note that our approach can verify 64-bit multipliers in 527 seconds.
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VII. CONCLUSIONS
We addressed on equivalence checking of integer multipliers, especially for the multipliers without structure similarity. We presented an approach based on Hamaguchi's backward substitution method with the following improvements: (1) automatic identification of components to form proper cut points, (2) a layered-backward substitution algorithm, and (3) Multiplicative Power Hybrid Decision Diagrams as our word-level representation. Experimental results show that our approach can efficiently check the equivalence of two integer multipliers. We show that the complexity of our approach is upper bounded by 
